

**UNITED STATES DISTRICT COURT
FOR THE SOUTHERN DISTRICT OF TEXAS**

JAMES B. GOODMAN,

Plaintiff,
vs.

HEWLETT-PACKARD COMPANY,

Defendant.

Civil Action No. [REDACTED]
COMPLAINT FOR PATENT
INFRINGEMENT AND
DEMAND FOR JURY TRIAL

NOW COMES Plaintiff, JAMES B. GOODMAN (“Goodman” herein), through his attorney, and files this Complaint for Patent Infringement and Demand for Jury Trial against Hewlett-Packard Company (“HP” herein).

PARTIES

1. Goodman is an individual residing in the State of Texas.
2. On information and belief from the web site for HP, the U.S. Corporate Headquarters is located at 1501 Page Mill Road, Palo Alto, CA 94304.
3. On information and belief from the web site for HP, HP promotes the purchase of its products in this Federal Jurisdiction on its web site, and through many stores in Houston, TX, including Best Buy, SP Richards Co., Staples Technologies Solutions, and Frys Electronics.
4. In addition, on information and belief, HP has a corporate campus located at 20555 State Highway 249, Houston, TX 77070.
5. On information and belief, HP has substantial sales and business presence in this Federal Jurisdiction through HP's sales online through the internet, and through

1 local stores; and HP has a significant physical presence at least with its corporate
2 campus in Houston, TX.

3 **JURISDICTION AND VENUE**

4

5 6. This is an action for patent infringement of United States Patent No. 6,243,315
6 (hereinafter "the '315 Patent") pursuant to the laws of the United States of
7 America as set forth in Title 35 Sections 271 and 281 of the United States Code.
8 This court has subject matter jurisdiction over this action pursuant to 28 U.S.C.
9 Sec. 1338(a) and 28 U.S.C. Sec. 1331. Venue is proper in this judicial district
10 under 28 U.S.C. §§§ 1391(b), (c) and 1400(b).

11

12 7. On information and belief, HP is subject to this Court's specific and general
13 personal jurisdiction, pursuant to due process and/or the Texas Long Arm Statute,
14 due to at least its business presence in this Federal Judicial District, including
15 substantial infringing activities in this Federal Judicial District.

16

17 8. On information and belief, HP, directly and/or through intermediaries, advertise at
18 least through web sites and other web sites, offers to sell, sold and/or distributed
19 its products, and/or has induced the sale and use of infringing products in this
20 Federal Judicial District. In addition, and on information and belief, HP is subject
21 to the Court's general jurisdiction, including from regularly doing business, or
22 soliciting business, or engaging in other persistent courses of conduct, and/or
23 deriving substantial revenue from goods and services provided to individuals and
24 businesses in this Federal Judicial District.

25

26 9. Venue is proper in this Federal Judicial District because, on information and
27 belief, HP has committed substantial infringement of the '315 Patent in this
28

Judicial District, and maintains offices in this Federal Judicial District.

BACKGROUND

10. HP makes, offers for sale many computer related products, including desktop computers, laptop computers, servers, and the like, and many of these HP computer related products incorporate memory products known in the industry as DDR3, DDR3L, DDR4, and LPDDR4 memory products. Variations of these memory products such as the DDR3 memory product include DDR3-800, DDR3-1066, DDR3-1333, DDR3-1600, and DDR3-1666 as well as DDR3L-800, DDR3L-1066, DDR3L-1333, DDR3L-1600, and DDR3L-1666. The use of the terms "DDR3", "DDR3L", "DDR4", and "LPDDR4" to include in the designation of a memory product requires the performance of the memory product to comply with the respective industry standards for performance, and operations.
11. The standards published by the Joint Electron Device Engineering Council Solid State Technology Association ("JEDEC") state for the respective DDR3, DDR3L, DDR4, and LPDDR4 memory products and their variation: "No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met."
12. On information and belief, the use of the terms "DDR3", "DDR3L", "DDR4", and "LPDDR4" and variations thereof implies that the respective memory products complies with the corresponding JEDEC Standards.
13. Therefore, the DDR3, DDR3L, DDR4, and LPDDR4 memory products and their variations must operate in compliance with the respective standards established by the JEDEC Solid State Technology Association, 3103 North 10th Street, Suite

1 240-S, Arlington, VA 22201.

2 14. Any memory product identified as being a DDR3 memory product or a variation
3 thereof including the term "DDR3" must comply with JEDEC Standard
4 JESD79-3F.

5 15. Any memory product identified as being a DDR3L memory product or a variation
6 thereof including the term "DDR3L" must comply with both JEDEC Standard
7 JESD79-3F and JESD79-3-1A.01.

8 16. Any memory product identified as being a DDR4 memory product or a variation
9 thereof including the term "DDR4" must comply with JEDEC Standard
10 JESD79-4A.

11 17. Any memory product identified as being a LPDDR4 memory product or a
12 variation thereof including the term "LPDDR4" must comply with JEDEC
13 Standard JESD209-4A.

14 18. On information and belief, the JEDEC Standards for DDR3, DDR3L, DDR4, and
15 LPDDR4 memory products have several relevant operating capabilities in
16 common when installed in an HP computer related product, for example: (a) Each
17 memory product has at least two banks of volatile memory, and this is the
18 equivalent of a plurality of volatile solid state memory devices under the doctrine
19 of equivalents; (b) A first external device (supplied by HP computer related
20 product) connected to the memory product can provide signals for selectively
21 electrically isolating the address and control lines so that signals on the address
22 and control lines do not reach the memory devices; and (c) A second external
23 device (supplied by HP computer related product) connected to the memory
24

25

26

27

28

1 product can determine when the memory system is not being accessed and can
 2 initiate a low power for the memory system wherein the first external device
 3 isolates the memory devices and places the memory devices in self refresh mode,
 4 thereby reducing the electrical energy drawn from the electrical power supply of
 5 the HP computer related product.

6

7 19. On information and belief, the aforementioned HP computer related products
 8 incorporating a DDR3, DDR3L, DDR4, or LPDDR4 provide the aforementioned
 9 first and second external devices in order to take advantage of the respective
 10 operating specification of the memory products, including the low power mode
 11 which saves electrical energy while protecting the memory product against
 12 potential signals which could damage or corrupt the stored data.

13

14 20. The following is a Claim Chart for Claim 1 of the '315 Patent for the DDR3
 15 memory product:

16

17 **CLAIM CHART AND ASSOCIATED CONSTRUCTION**

18 **U. Patent No. 6,243,315**

19

20 **HP COMPUTER RELATED SYSTEM
 HAVING AN INSTALLED DDR3
 MEMORY PRODUCT AND PROVIDING
 THE AFOREMENTIONED FIRST AND
 SECOND EXTERNAL DEVICES**

21 Claim 1. A memory system for use in a
 22 computer system, said memory system
 23 comprising:

24 A "memory system" can be construed to be
 25 "**a system capable of retaining data**". The
 26 JEDEC Standard JESD79-3F specification at
 27 p. 18, Sec. 3.2, "The DDR3 SDRAM is a
 28 high-speed dynamic random-access memory
 ...". On the same page, "an interface designed
 to transfer two data words per clock cycle".
 The DDR3 memory product retains data.

Thus, this memory product is within the
 preamble description.

1 a plurality of volatile solid state memory
 2 devices that retain information when an
 3 electrical power source is applied to said
 4 memory devices within a predetermined
 voltage range and

5
 6
 7
 8
 9
 10 A “memory device” can be construed to be an
 11 “**integrated circuit or chip**”; and “a plurality
 12 of volatile solid state memory devices” can be
 13 construed to be “**two or more memory
 14 devices in the memory system into which
 15 data may be written or from which data
 16 may be retrieved that retain information
 17 while a electrical power source, having a
 18 predetermined voltage range, is applied to
 19 the memory devices and when the voltage
 20 reaches a predetermined threshold outside
 21 of that range, the memory devices will no
 22 longer retain their current state of
 23 information”.**

24 The JEDEC Standard JESD79-3F at p. 109,
 25 Sec. 6.1 states the absolute maximum DC
 26 Ratings. P. 111, Sec. 7.1 shows the
 27 recommended DC Operating Conditions with
 28 a minimum and maximum for the DC
 voltages.

The JEDEC Standard JESD79-3F in at p. 77
 refers to the memory module as being a
 “chip”. See Sec. 4.15.

The JEDEC Standard JESD79-3F at p. 18,
 Sec. 3.2 states, “The DDR3 SDRAM is a
 high-speed dynamic random-access internally
 configured a an eight-bank DRAM.” The
 second paragraph describes how a bank can
 be selected. See the Command Truth Table at
 p. 33, Sec. 4.1, and NOTE 3 explains that
 “BA” is for the selection of a bank being
 operated upon. Hence, the DDR3 has eight
 memory banks and the equivalents of a
 plurality of solid state memory devices.

On information and belief, a DRAM is
 volatile memory and that means a voltage in a
 specific range must be applied to operate
 acceptably as pointed out above.

27 capable of being placed in a self refresh
 28 mode;

The JEDEC Standard JESD79-3F shows that
 the DDR3 is capable of being refreshed at p.

1
2
3 a control device for selectively electrically
4 isolating said memory devices from
5 respective address lines and respective control
6 lines so that when said memory devices are
7 electrically isolated, any signals received on
8 said respective address lines and respective
9 control lines do not reach said memory
10 devices; and

11
12
13
14
15
16
17
18
19 a memory access enable control device
20 coupled to said control device and to said
21 control lines for determining when said
22 memory system is not being accessed and for
23 initiating a low power mode for said memory
24 system wherein said control device
25 electrically isolates said memory devices and
26 places said memory devices in said self
27 refresh mode, thereby reducing the amount of
28 electrical energy being drawn from an
electrical power supply for said computer
system.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28 and p. 79, Sec. 4.16 entitled “Self-Refresh
Operation”.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28 JEDEC Standard JESD79-3F at p. 81, Sec.
4.17.1 entitled “Power-Down Entry and Exit”
discloses a power-down operation. The
description states, “Entering power-down
deactivates the input and output buffers,
excluding CK, CK#, ODT, CKE, and
RESET#. To protect DRAM internal delay
on CKE line to block the input signals,
multiple NOP or Deselect commands are
needed during the CKE switch off and
cycle(s) after, this timing period are defined
as tCPDED. CKE_low will result in
deactivation of command and receivers after
tCPDED has expired. The text also states,
“In power-down mode, CKE low, RESET#
high, and stable clock signal must be
maintained at the inputs of the DDR3
SDRAM, and ODT should be in a valid state,
but all other input signals are “Don’t Care.”
The input signals are address and control
signals are related to the CK# input noted at
p. 13, Sec. 2.10, where it is stated, “All
Address and control input signals are sampled
on the crossing of the positive edge of CK
and negative edge of CK#.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28 The power-down is due to an input signal
from the second external device as pointed
out at P. 13, Sec. 2.10. The device generating
the input signal for the power-down functions
like the claimed memory access enable
control device.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28 JEDEC Standard JESD79-3F , Sec. 4.17.1
states, “ Power-down is synchronously
entered when CKE is registered low (along
with NOP or Deselect command). CKE is not
allowed to go low while mode register set
command, MPR operations, ZQCAL
operations, DLL locking or read/write
operations are in progress.

1 21. The respective DDR3, DDR3L, DDR4, and LPDDR4 memory products are
2 typically incorporated into the HP computer related product on what is known in
3 the industry as a "motherboard", and other components on the motherboard
4 provide subsystems to monitor activity in the mounted memory product, initiate
5 the reduced power down mode, to inhibit responses in the memory products on
6 the motherboard, and other requirements of the respective JEDEC standard.

7 22. Goodman has granted limited, non-exclusive licenses to the following companies:
8 Patriot Memory, LLC, Nan Ya Technology Corporation USA, ON Semiconductor
9 Corporation, Intel Corporation, Numonyx B.V., Atmel Corporation, Spansion,
10 Inc., Hynix Semiconductor America Inc., NanoAmp Solutions, Inc., Integrated
11 Silicon Solutions Inc., Fujitsu, Samsung, Sharp Electronics Corporation, Toshiba
12 Corporation, Elpida, Micron Technology, Inc., Infineon
13 Technologies North America Corp, and Smart Modular Technologies Inc.

14 23. On information and belief, HP purchases its memory product from at least one of
15 the companies having a limited license from Goodman, and it has been
16 determined that if this is correct, HP is still liable for patent infringement.

17 24. On information and belief, HP incorporates memory products from SK Hynix
18 (successor of Hynix) and contact was made with SK Hynix to determine if SK
19 Hynix could provide a factual and legal basis for having its limited license include
20 HP, but SK Hynix was unable, or unwilling to provide any factual and legal basis.
21 Other companies with limited licenses were also unable, or unwilling to provide a
22 factual and legal basis for extending the respective limited licenses to other
23 unlicensed companies.

24

25

26

27

28

COUNT ONE

(DIRECT INFRINGEMENT OF U.S. PATENT NO. 6,243,315)

25. Plaintiff Goodman repeats and incorporates herein the allegations contained in paragraphs 1 through 24 above.
26. On June 5, 2001, the '315 Patent entitled "COMPUTER MEMORY SYSTEM WITH A LOW POWER MODE", was duly and legally issued to James B. Goodman, as the sole patentee.
27. Plaintiff Goodman is the sole owner of the '315 Patent, and has standing to bring this action.
28. All of the limitations of Claim 1 of the '315 Patent are present in HP related computer products incorporating at least one DDR3, DDR3L, DDR4, or LPDDR4 memory product manufactured, offered for sale, and being sold directly or indirectly by HP in this Federal Judicial District.
29. All of the limitations of claim 1 of the '315 Patent are present in HP computer related products including offered for manufactured, offered for sale, and sold directly or indirectly by HP.
30. HP is infringing at least claim 1 of the '315 Patent literally, or under the doctrine of equivalents in this Federal Judicial District.

JURY DEMAND

Pursuant to Fed. R. Civ. P. 38(b), Plaintiff hereby demands a jury trial as to all issues in this lawsuit.

PRAYER FOR RELIEF

THEREFORE, Plaintiff respectfully requests this Court to:

- a. enter judgment for Plaintiff on Claim 1 of the ‘315 Patent for patent infringement, either literally, and/or under the doctrine of equivalents;
- b. order that an accounting be had for the damages caused to the Plaintiff by the infringing activities of the HP;
- c. enter an injunction to prohibit HP directly or indirectly from offering for sale, or selling infringing products;
- d. award Plaintiff interest and costs; and
- e. award Plaintiff such other and further relief as this Court may deem just and equitable.

THE PLAINTIFF

JAMES B. GOODMAN

Date: October 30, 2016

/s/ David Fink
David Fink
Reg. No. 299869
Fink & Johnson
7519 Apache Plume
Houston, Texas 77071
713.729.4991 Tel.; 713.729.8408 Fax
Attorney in Charge for the Plaintiff